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ABSTRACT 
As a component of the Goddard Space Flight Center P P M  Tele- 
metry ground station, the SST Telemetry Simulator provides an  
output simulating the demodulated P P M  signal to the Servo Clock. 
Other outputs a r e  s imilar  to those of the Servo Clock. Clock rates 
of five, ten, o r  twenty kilohertz are selected by means of externally 
switched voltages to the appropriate internal relays.  
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SST TELEMETRY SIMULATOR 
INTRODUCTION 
The SST Telemetry Simulator is part of the PPM Ground Station at Goddard 
Space Flight Center. It produces a signal whose format simulates the demodu- 
lated data from the SST-3 Telemetry Transmitter, as well as certain related 
signals, useful in the adjustment of the ground station. 
P P M  SYSTEM 
The P P M  telemetry system used by Goddard is a time-sharing multiplex 
system in which a pulse-position/amplitude-modulation (PPM/AM) system is 
employed. 
frequency, with full amplitude for a pulse, and zero  amplitude in the absence 
of a pulse. 
voltage in the zero-to-five volts range. Each channel in turn is gated ON, and a 
pulse is generated. 
that channel, is a linear function of the input voltage. 
In this system, the transmitter oukput is pulse modulated radio 
Each of sixteen channels is supplied with data in the form of a 
The timing of the pulse, relative to the total ON time for 
The system output consists of a three-microsecond data pulse for each 
The total time channel, plus a triple pulse at the beginning of CHANNEL 1. 
reserved for each channel is the reciprocal of the clock rate. The total f rame 
time is sixteen t imes the time for each channel. 
TELEMETER. An unusual par t  of the Telemeter is  the P P M  encoder. 
contains: a five kilohertz clock; a four-state counter and a matrix connected to 
16 gates; a sawtooth generator, operating at the clock frequency and connected 
to all the gates; and a pulse generator. The counter-matrix combination EN- 
ABLES each gate, in turn. At the time that the sawtooth voltage is equal to the 
data input voltage, a gate output, which triggers the pulse generator, is pro- 
duced. An output of the last counter stage t r iggers  the triple generator at the 
beginning of Channel 1. 
This 
GROUND STATION, 
signal, or  separating it by channels. 
SERVO CLOCK, which is slaved to the clock in the transmitter,  and which 
The ground station is capable of decommuting the P P M  
This capability is made possible by the 
1 
ti mcs the chnnnel gates. 
whose output irequcncy is eight times that 01 the clock, and an eight-to-one 
divitlc>r to providc the clock frcyucncy. Thc clock output is connccted to 3 one- 
shot multivibrator to provide the channel reference pulscs , and is divided down 
by a sixteen-to-one counter, the Qutput of which i s  fed to another one-shot multi- 
vibrator to  generate the frame-reference-pulse. A phase comparator is used to 
compare the timing of the frame-reference-pulse with that of a pulse derived 
from the received triple pulse. Any timing difference produces an output 
voltage whose polarity causes the output frequency of the voltage-controlled 
oscillator to change s o  that the frame-reference-pulse and the tr iple pulse from 
the received signal will be locked together in the cor rec t  phase relationship. 
Data pulses and channel reference pulses from the servo  clock are fed to PPM/ 
binary and PPM/analog converters for conversion into one o r  both of these con- 
ventional forms in which data are stored. 
This clock contains a voltage controlled osci1l:itor 
FUNCTION O F  THE TELEMETRY SIMULATOR 
Figure 1 shows the relationship of the simulator to the operational com- 
ponents of the ground station. By using the simulator,  the operator of the PPM 
ground station is able to adjust the station for  best  operation in the absence of 
received telemetry signals. It can substitute for the telemetry receiver,  supply- 
ing simulated data in the normal PPM format, Alternately, it is able to supply 
to  the system the outputs normally supplied by the servo  clock. When doing this, 
i t  substitutes for the telemetry receiver and for the servo  clock. 
PHYSICAL DESCRIPTION 
CHASSIS 
The Simulator package is a six inch by four inch by twelve inch plug-in 
chassis ,  standard throughout the PPM ground station. 
are provided for  plugging in four standard 31-pin printed circuit  cards ,  which 
contain all the circuitry except the control switches. A 24-pin connector 
mounted on the rear of the chassis provides power input and signal output 
connections. 
Figure 2 shows the chassis without cards. 
Slides and connectors 
The Frontispiece shows a view of the unit complete with cards;  
PRINTED WIRING CARDS 
The printed wiring cards  are approximately 4-1/8 inches by 4-3/8 inches, 
laminated board on which all the wiring and the connector pins have been etched. 
A lever is provided on one corner of each card  to facilitate disengagement of 
the board from the connector. 
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PPM ENCODER 
DATA A N D  
INPUTS ’ POWER 
SUPPLY 
SST - 3 TELEMETER 
RF TELEMETRY DATA 
PULSE TRANSMITTER OUT 
R F  
~~ 
BAR 
GRAPH 
MONITOR 
PPM 
TO A N A L O G  
CONVERTER 
A N D  
A N A  L O G  
RECORDERS 
+ SERVO - 
RECEIVER CLOCK 
TELEMETRY - 
9 TO PPM BINARY t 
Figure 1 .  PPM Block Diagram, Showing Use of The Telemetry Simulator 
3 
I 
4 
FlZoNT PANEL CONTROLS AND CONNECTOR 
The simulator controls and a front-panel connector a r e  installed in holes, 
line-drilled through the front chassis wall, and through the removable front 
p:uiel. Narnec of the controls and designations of their positions (Figure 3)  
tire stencilled on the front panel, as follows: 
EVEN CHANNEL. 
to all  even numbered channels. 
Selects either 0 o r  5V as simulated data to be applied 
ODD CHANNEL. 
all odd numbered channels. 
Selects either 0 or 5V as simulated data to be applied to 
VARIABLE CHANNEL. 
through the CHANNEL INPUT switch. 
Selects one channel to receive simulated data 
CHANNEL INPUT, 
VCLTAGE switch) or  EXT (the output of whatever external voltage source 
is connected to the EXT. 
Selects either CAL (the output of the CALIBRATE 
INPUT connector). 
CALIBRATE VOLTAGE. 
the channel selected by the VARIABLE CHANNEL switch, if the CHANNEL 
INPUT switch is set  to CAL. 
Selects 0, 1, 2 ,  3, 4, o r  5 volts to be placed on 
EXTERNAL INPUT CONNECTOR. A BNC type connector, into which an 
external voltage may be fed, is connected to the EXT. side of the CHANNEL 
INPUT switch. 
CAPABILITIES 
OUTPUT SIGNALS 
The SST Telemetry Simulator (Figure 4) provides the following signals 
needed for  the calibration and operating of the P P M  ground station: 
FORMAT PULSE TRAIN. 
f rame,  of 4-microsecond 10-volt positive pulses referenced to zero. It 
consists of one DATA pulse for each of sixteen channels, and a TRIPLE 
PULSE at or near  the beginning of Channel 1. The TRIPLE PULSE con- 
sists of three pulses of the same specifications as above, except that the 
pulses a r e  separated by 3 . 9  to 4 microseconds. 
This consists of a train,  representing an entire 
DATA PULSE. 
TRIPLE PULSE is omitted. 
This output is the same as the FORMAT, except that the 
0 5v 
EVEN CHAN ODD CHAN 
VAHIAALLE CHANNEL 
I 4 
rELEMETRY 
In ULATOR 
-_I-- -1 - 
Figure 3. SST Telemetry Simulator, Front Panel 
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ALL CHANNELS AT 0 VOLT 
c 
FORMAT 
DATA 
REFERENCE 
0 VOLT 
- I O  VOLTS 
FRAME 
- I O  VOLTS 
DE LAY ED 
FRAME 
- 10 VOLTS 
1 / 2  OF 
CHANNEL 16 
0 VOLT 
CHANNEL 2 
0 VOLT 
1 1 1 1 1 1 1 1 1 1 1 1 1 1 1  
AT 5 KILOHERTZ CLOCK RATE, T = 200 p SEC. 
AT 10 KILOHERTZ CLOCK RATE, T =  100 p SEC. 1- AT 20 KILOHERTZ CLOCK RATE, T =  50 p SEC. -1 
1 1 1 1 1 1 1 1 1 1 1 1 1 1  I 
+ 3 VOLTS 
+ 3  VOLTS 
4 
X ,  4 MICROSECONDS 
TRIPLE PULSE 
7.9 MICROSECONDS 
19.8 MICROSECONDS 1 ~$~TK~RLLO~ER~Z,E POINT X 
AT I O  OR 20 KILOHERTZ, X I S  FRAME 
+ 25 MICROSECONDS 
4 
MICROSECONDS 
1 10 VOLTS 
1 J-L O v o L T  
4 
MICROSECONDS 
n 0 VOLT f I O  VOLTS 
4 
MICROSECONDS 
0 VOLT lI 10 VOLTS 
4 
MICROSECONDS 
0 VOLT 
-uI 10 VOLTS 
4 
MICROSECONDS 
0 VOLT u- I O  VOLTS 
-i T/2 i- 
t 3 VOLTS n0 VOLT 
I + T 1- 
+ 3 VOLTS 
VOLT 
F i g u r e  4. SST T e l e m e t r y  S i m u l a t o r ,  O u t p u t s  
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REFERENCE PULSE. 
10-volt negative pulse referenced to zero,  occurring at the beginning of  
each channel. 
The reference pulse consists of a 4-microsccond 
FRAME PULSE. 
except that it occurs only at the beginning of CHANNEL 1. 
The FRAME pulse is the same as the REFERENCE pulse, 
DELAYED FRAME PULSE. 
NEL 2.  
This pulse occurs at the beginning of CHAN- 
ONE HALF OF CHANNEL 16 PULSE. This is a 3-volt-positive dc pulse 
occupying the f i r s t  half of CHANNEL 16 time. 
CHANNEL 2 PULSE. 
of CHANNEL 2 time. 
This is a 3-volt-positive dc pulse using the entirety 
CHANNEL TIMING 
When the simulator operates at a 5-kilohertz clock rate, each channel uses 
200 microseconds. A data pulse corresponding to zero volts occurs at 25 micro- 
seconds after the beginning of the channel ON time. Each volt increment delays 
the pulse 30 microseconds, so that a DATA pulse corresponding to +5 volts oc- 
curs  at 175 microseconds. If any voltage greater  than +5.2 volts should be in- 
troduced through the EXT. INPUT jack, the DATA pulse is generated by an 
internal 5.2-volt source, appearing at approximately +181 microseconds. 
10  and 20 kilohertz clock ra tes ,  these time delays a r e  divided by two and by four 
respectively. 
A t  
Figure 5 shows channel time relationships. 
CHANNEL 1 TIMING. When the simulator is operated at a 5-kilohertz rate, 
the TRIPLE PULSE begins at FRAME time, o r  the beginning of CHANNEL 1, 
and the three pulses a r e  completed in 20 microseconds. They do not interfere 
with DATA pulses, since the ear l ies t  that it is possible for  a data pulse to 
appear is 25 microseconds after the beginning of the channel. However, when 
the simulator is operated at either the 10 or  the 20-kilohertz clock rate, the 
appearance of the TRIPLE PULSE is delayed 25 microseconds, bringing the 
total time to 45 microseconds. An examination of Figure 5 reveals that, with 
10-kilohertz operation, DATA points corresponding to zero,  one, or  two volts 
would interfere with the TRIPLE PULSE. With 20-kilohertz operation, all 
DATA points would interfere. 
the DATA pulse would have occurred before o r  during the TRIPLE PULSE, it 
will appear approximately one microsecond after the TRIPLE PULSE. 
Therefore, the simulator is so designed that, if 
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CHANNEL 1 
r ?  
I I  
r -  r. r *  r -  
I 1  I 1  1 1  I I  
1 1  I I  I I  I I  
+-- - - -  -- T - 200 MICROSECONDS---- -q 
ITRIPLE 0 1 2 3 4 5 1  
r l  r i  r i  
I I  I I  I 1  
n 
I 
175 I REF. 25 55 85 115 145 MICROSECONDS 
I I 
y T  = 100 MICROSECONDS4 
I TRIPLE r I  
KILOHERTZ X A A  B C D E F 
5 25 30 25 55 85 115 145 175 
10 12.5 15 12.5 27.5 42.5 57.5 72.5 87.5 
20 6.25 7.5 6.25 13.75 21.25 28.75 36.25 43.75 
CHANNEL TIME 
200 MICROSECONDS 
100 MICROSECONDS 
50 MICROSECONDS 
REF. 25 57.5 72.5 87.5 
MICROSECONDS 
CHANNEL 1 SHOWN 
SET 1 MICROSECOND 
AFTER TRIPLE PULSE 
I- -- 
I TRIPLE I 
PULSE 
20 KILOHERTZ 
REF. 
MICRO- 
SECONDS 
I I I 
I - 1  
2'5 
T = 50 MICROSECONDS 
CtIANI4EL 1 SHOWN 
SET 1 MICROSECOND 
AFTER TRIPLE PULSE 
ALL OTHER CHANNELS 
I CHANNEL TIME I 
6- -. -- _ _  .- - ~ 4 
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PRINCIPLES OF OPERATION 
This section describes the operation of the SST Telemetry Simulator in 
general terms. 
should be used as a reference. 
Figure A-1, System Block Diagram (contained in the Appendix) 
SYSTEM CLOCK 
The timing of the unit is derived from a 40-kilohertz oscillator, the output 
of which is divided down by a three-stage counter, to produce square wave out- 
puts of 20, 1 0 ,  and 5 kilohertz, respectively. 
connects the system to the 20-kilohertz stage; energizing the other connects it 
to the 10-kilohertz stage; whereas, with neither relay energized, the system is 
connected to the 5-kilohertz stage. (The switches controlling these relays a r e  
external to the Telemetry Simulator chassis. ) Whichever stage is connected to 
the system, its frequency is said to be the CLOCK rate of the system. 
Energizing one of two relays 
CHANNEL COUNTER AND DERIVED OUTPUTS 
The CLOCK drives a four-stage binary counter, designated as the CHANNEL 
Each of these stages produce two square wave outputs, one of COUNTER. 
which is the complement of the other. The period of each stage is proportional 
to  its binary "weightTT, so that we have outputs of 2O, 2 f  22, Z3, and their  comple- 
ments. (CHANNEL COUNTER waveforms a r e  shown in Figure 6.) The outputs 
of the CLOCK and the CHANNEL COUNTER are used to synthesize the following 
five of the seven Simulator outputs. 
CHANNEL 2 PULSE. This pulse is generated by gating four appropriate 
outputs of the CHANNEL COUNTER to give a 3-volt positive-dc pulse output 
for the duration of the output of CHANNEL 2. 
DELAYED FRAME PULSE. The DELAYED FRAME pulse is formed by 
triggering a four-microsecond one-shot multivibrator with the leading edge 
of the CHANNEL 2 output, and amplifying and inverting the output of the 
one-shot multivibrator by means of a pulse dr iver  circuit. 
ONE HALF OF CHANNEL 16 PULSE. This dc  level is generated by gating 
four outputs of the CHANNEL COUNTER and one CLOCK output. The output 
of the gate is +3 volts for  the first half of CBANNEL 16. 
FRAME PULSE. This pulse is generated by triggering a four microsecond 
one-shot multivibrator with output of the CHANNEL COUNTER complement 
or "zero" side of the Z 3  flip-flop. The output of the one-shot multivibrator 
is amplified and inverted by the dr iver  circuit. 
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AT 5 KILOHERTZ, T - 200 MICROSECONDS 
AT I O  KILOHERTZ, T =  100 MICROSECONDS 
AT 20 KILOHERTZ, T =  50 MICROSECONDS 
8T 4 
I I 
- 4 T W  I 
I I 
I I + 2 T A  
I I I I I 
I 
CLOCK 
2 1 1  I I I 1 I I I 
2’ _I 1 I I I I I I 
Figure 6. Channel Counter Waveforms 
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REFERENCE PULSE. The REFERENCE pulse is gcneratcd in the same  
way as the  FRAME PULSE, except that the REFERENCE is initiated by thc 
inverted CLOCK output. 
DATA PULSE 
When the DATA pulses are actually generated, the process i s  the same as 
for the generation of the FRAME and REFERENCE pulses. However, the time 
of appearance of each DATA pulse must be a linear function of the magnitude of 
the input data. This is accomplished in the Simulator by the use of gate tran- 
sistors.  Each of these is a P N P  transistor,  to the base of which is applied thc 
simulated input data, and to whose emitter is applied a SAWTOOTII voltage 
(Figure 7). 
conduction occurs,  and the DATA pulse is initiated. However, since there arc 
three possible sources of input data, EVEN CHAN, ODD CHAN, and VARIABLE 
CHANNEL, there must be three gate transistors.  (There is also a fourth gate 
transistor,  whose purpose will be explained later. ) The SAWTOOTH pulse is 
applied to one input of an AND GATE on each emitter. Buffered outputs f rom 
the 2 O  stage of the CHANNEL COUNTER alternately enable and inhibit the GATE- 
EVEN and GATE-ODD circuits. When the 2' output on the GATE-EVEN is +10 
volts, the SAWTOOTH pulse is allowed to appear on the emitter. A t  the same 
time that the opposite, o r  2O complement output on the GATE-ODD circuit is -3  
volts, and the SAWTOOTH PULSE is inhibited from the output of the AND GATE, 
which is connected to the emitter of the GATE-ODD transistor.  During the next 
channel time these conditions a r e  reversed. Each of these two AND GATES has 
another input, connected to the GATE-VARIABLE logic. These inputs are held 
at +10 volts at all t imes,  except during the time corresponding to  the channel 
selected by the VARIABLE CHANNEL switch. During that time they a r e  at -3 
volts, to inhibit both the GATE-EVEN and the GATE-ODD circuits. 
Thus when the emitter voltage becomes equal to the base voltage, 
The GATE-VARIABLE is enabled by the same waveform that is used to 
inhibit the other two gates, except that the inhibit voltage i s  the inverted enable 
voltage. This voltage is generated by gating four of the eight outputs of the 
channel counter. The eight outputs are connected to a rotary switch in such a 
pattern that, when the switch is set to a number, the switched outputs will all 
be low during the  channel of that number, and the output of the NAND GATE to 
which they are connected will be high. 
. 
For proper operation of the Simulator, a DATA pulse must be produced 
during each channel. To guard it against the consequences of a connection to an 
external voltage too high for normal operation, a fourth gate, called the GATE- 
LIMIT, is provided. The SAWTOOTH pulse (Figure 7) is applied to the GATE- 
LIMIT transistor emitter through a diode, as is done at the other gates. 
base of the transistor is connected to a 5.2-volt source,  which produces a DATA 
The 
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pulse> a t  I S 1  iiiicrosecoiids, if :I pulsc has not already been initiated by one of 
the other gntcs. 
The SAWTOOTH pulse is initiated by the trailing edge of the SAWTOOTH 
DRIVER pulse, which i s  driven by the CLOCK. The SAWTOOTH DRIVER pulse 
i s ,  among other things, a delay pulse, s o  i ts  duration is changed by switching 
the components that determine pulse length whenever the CLOCK rate i s  changed. 
(It  i s  15 microseconds in length at 5-kilohertz, 7.  5, at 10 kilohertz, and 3 . 7 5  at 
20 kilohertz). In the SAWTOOTH GENERATOR, a different set of adjustable 
components a r e  switched into the circuit  when the CLOCK rate is changed, and 
the level and slope of the sawtooth pulse i s  adjusted for each rate. 
in order  that the SAWTOOTH pulse will reach a given voltage at the right instant, 
and therefore, that the timing of the DATA pulse will be a l inear function of the 
data input voltage. 
This is done 
The leading edge of the (inverted) SAWTOOTH DRIVER pulse sets the GATE 
flip-flop. It is reset by a pulse from the COMPARATOR TRIGGER circuit. 
The collectors of the four GATE transis tors  are connected to the COMPARATOR 
TRIGGER circuit. Whenever one of the GATE transis tors  begins to  conduct, the 
COMPARATOR TRIGGER pulse i s  generated. The output of the GATE flip-flbp 
is inverted and amplified in the GATE DRIVER circuit, also, the leading end of 
it is gated out by means of an inverted and amplified SAWTOOTH DRIVER pulse. 
It is then applied to  the emit ters  of the four GATE transis tors ,  becoming the 
power supply voltage for  the emitters and the AND circuits during the t ime that 
it is high (+lo  volts). 
as a GATE transistor begins to conduct, and the + l o  volts will then be removed 
f rom the AND circuits and emitters.  Therefore,  the GATE transis tors  will 
remain in conduction for a very short  time, thus drawing negligible current  f rom 
the precision calibration voltage sources.  
It may be noted that the GATE flip-flop is reset as soon 
The level shift of the GATE flip-flop at this reset t ime is used to fire a 
four-microsecond one-shot multivibrator ~ to generate the DATA pulse. 
pulse is then amplified to become the DATA output. 
This 
TRIPLE PULSE 
In addition to a DATA pulse for each channel, the FORMAT output must 
contain a TRIPLE PULSE (3P). The TRIPLE PULSE is generated by 2 one- 
shot multivibrators connected as a ring multivibrator with a three input gate 
3 inserted in the loop. When triggered by the 2 Channel counter stage,  these 
one-shots fire three t imes,  while a two-stage flip-flop counter i s  counting to  
three. At this t ime an output of the counter closes the gate. This TRIPLE 
PULSE appears at FRAME time when the simulator is operated a t  the 5- 
kilohertz CLOCK rate, but at the other two rates it occurs 2 5  microseconds 
14 
later, triggered by the delay flip-flop, when it is reset by a n  output from the 
20-kilohertz CLOCK stage. 
long, and occur approximately eight microseconds apart ,  leading edge to leading 
edge. 
The pulses a re  approximately four microseconds 
The duration is therefore approximately 20 microseconds in any mode. 
Because at the 10 and 20-kilohertz CLOCK rates, certain low values of data 
would cause a DATA pulse to  be generated at a time that would interfere with 
the delaycd TRIPLE PULSE, a circuit has been placed between the GATE flip- 
flop and the DATA one-shot multivibrator, and labeled CHANNEL 1 INHIBIT. 
This c i rcui t  inhibits the DATA pulse in CHANNEL 1 until approximately one 
microsecond after the TRIPLE PULSE. 
FORMAT PULSE TRAIN 
The TRIPLE PULSE and the DATA pulse for  each channel are combined, 
The FORMAT for put through a driver,  and emerge as the FORMAT output. 
each f rame consisting of the TRIPLE PULSE, nnd one DATA pulse for each of 
16 channels, has a total of 19  pulses. 
DETAILED CIRCUIT DESCRIPTION 
This section of the report  described each card assembly of the SST Telemetry 
Simulator. 
cards ,  and should be used as reference material for this section. 
The dingrams found in the Appendix apply equally to all four of the 
CARD ONE 
(Refer  to Figures 7 ,  8 ,  and Appendix Figures A-1 through A-4.) CARD 1 
contains circuitry as described below. 
CLOCK. The CLOCK consists of a 40 ltilohertz Clapp, o r  series-tuned 
Colpitts, oscillator (transistor Q1 and assoeiatcd circuitry),  driving a one- 
shot multivibrator (Integrated Circuit ( IC)  number 1) which, in turn, drives 
a three-stage counter (o r  divider), composed of three flip-flops , (Integrated 
Circuits 2 ,  3, and 4). 
outputs of 20, 10 ,  and 5 kilohertz, respectively. 
The three stages of the counter give square-wave 
RELAYS. One of these, when energized, 
selects the output of the 20-kilohertz stage as the CLOCK output; the other 
selects the 10-kilohertz stage output. 
output is connected to the 5-kilohertz stage. In any case,  the selected 
output becomes the CLOCK rate, or  CLOCK frequency. 
Card 1 also contains two relays. 
If neither relay is energized, the 
CHANNEL COUNTER. The CLOCK drives a four-stage counter, composed 
of Integrated Circuits 5, 6, 7 ,  and 8 ,  s imilar  to the CLOCK counter. Eight 
15 
Figure 8. Card 1 Assembly 
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outputs a r e  used, and each output is designated hy the binary weight of thc 
digit from which the output i s  taken, as: 2O, 2 ' ,  z 2 ,  and z3,  and their 
complements. 
SAWTOOTH DRIVER. The CLOCK pulse is inverted by Integrated Circuit 
(IC) 17, and used to tr igger one-shot multivibrator IC18. 
this circuit  is a 3-volt negative pulse, referenced to zero. It is 15 micro- 
seconds in duration at the 5-megahertz CLOCK rate, 7.5 microseconds, at  
10 megahertz and 3.75 microseconds, a t  the 20-megahertz rate. 
with some other circuits in the simulator, the one-shot multivibrator is 
connected between the d-c voltage levels of zero and -3 volts, necessitating 
the use of a-c coupling between inverter, IC17, and the one-shot multi- 
vibrator, IC18. 
The output of 
In common 
TRIPLE PULSE GENERATOR. The TRIPLE PULSE GENERATOR 
(Figures 9 and A-4) consists first of two one-shot multivibrators, connected 
as a ring multivibrator which can continue to trigger itself and produce 
pulses indefinitely. However, connected in the loop is a NAND (AND NOT) 
Gate, one of the inputs of which is the output of the second one-shot multi- 
vibrator. A second input is  connected to the 23 output of the channel counter 
(when operating at the five-kilohertz CLOCK rate). The third input is the 
output of the NAND gate half of Integrated Circuit 16 whose inputs a re  the 
outputs of the zero sides of the TRIPLE PULSE, counter flip-flops (Integrated 
Circuits 14 and 15). These inputs are designated5' and 2'. 
At Channel 9 time (F igme  6 )  , 23 of the channel connector becomes high. 
Connected to the PRESET lines of both TRIPLE PULSE counter stages,  it 
s e t s  To and z' to high. 
then low. At CHANNEL 1 time (Figure 6) , when Z3 f rom the channel counter 
becomes low, it tr iggers the one-shot multivibrator chain, which then 
triggers itself and produces pulses at  a 125-kilohertz rate. However, the 
TRIPLE PULSE counter is counting these pulses, and at the count of 3 
(binary ll), 2' and 2' are both negative and the output of the NAND gate 
(IC16) is positive. Since this is one of the inputs to gate IC11, further 
triggering of the TRIPLE PULSE generator is inhibited. 
The output of the NAND gate Integrated Circuit 16 i s  
TRIPLE PULSE DELAY. When the Simulator is set for operation at the 
10 o r  20-kilohertz CLOCK rate ,  the z 3  Channel counter output is not 
connected to gate IC11, Terminal 1, nor to the Preset terminals of the two 
TRIPLE PULSE counter flip-flops. Instead, side 1 of the delay flip-flop 
(IC lo) ,  inverted in inverter IC 16, appears at these points. At CHANNEL 
9 t ime, when z 3  becomes high it sets and holds the delay flip-flop so that 
s ide 1 is low, and the high output at terminal 7 of inverter IC 10 appears on 
terminal 1 of gate IC 11, and at  the preset  lines of the two TRIPLE PULSE 
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Figure 9.  TRIPLE PULSE Gating Waveforms, Card 1 
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counter llip-flops. These flip-flops place a low on terminal 2 of gate IC11. 
The delay flip-flop is held in this condition by the high Z3 level on terminal 
G .  Twenty-five micro- 
seconds la ter ,  a 20 kilohertz CLOCK pulse on terminal 2 tr iggers the flip- 
flop to its other s ta te ,  IC terminal 1 of gate 11 goes low, triggering the 
TRIPLE PULSE generator. The counting and terminating of the TRIPLE- 
PULSE train is accomplished in the same way a s  is done when operating at 
the 5-kilohertz CLOCK rate. The output of terminal 6 of gate IC16, which 
stops the TRIPLE PULSE a t  the count of three, also appears on card 
terminal 26. Designated STOP TRIPLE PULSE, it becomes one of the 
components of the CHANNEL 1 INHIBIT pulse. The . 01-microfarad capaci- 
tor connected across  this output sufficiently increases  the r i s e  time of the 
STOP TRIPLE PULSE that the end of CHANNEL 1 INHIBIT occurs approxi- 
mately one microsecond after the end of the TRIPLE PULSE. 
At FRAME or  Channel 1 time, Z3becomes low. 
CARD TWO 
In addition to the figures listed a s  applying to all the cards ,  Figures 7 and 
10, and Appendix Figures A-1 through A-3, and A-5 should be used as reference 
material  in connection with the description of Card 2. The circuitry contained 
on this Card is as described below. 
SAWTOOTH PULSE GENERATOR. The SAWTOOTH pulse generator may be 
divided, for circuit analysis , into three sections: 
The first consists of three sets  of adjustable resistor-capacitor (RC) 
networks. Only oneof these sets is used at any one time. 
res is tors  Rq , Rg,  and capacitors C3 and C7, are used for the 5- 
kilohertz clock rate. 
waveform is generated. 
The second section is a discharge circuit, composed of t ransis tors  Q1 
and Q2. 
drive transistor Q2 into saturation, providing a low resistance dis- 
charge path for the capacitors, and delaying the beginning of the next 
SAWTOOTH pulse until the proper time. 
is returned to one of three switchable voltage dividers, so that the 
depth of discharge can be set for each CLOCK rate. This is the 
adjustment that se t s  the timing of the data pulse corresponding to the 
0 volt. A byproduct of this circuit is an augmented SAWTOOTH 
DRIVER pulse. 
The third section is an amplifier circuit, composed of t ransis tors  Q 3  
through Q6, which provides power amplification and linearization of 
the SAWTOOTH pulse. 
For  example, 
Through their use,  the linearly rising voltage 
The SAWTOOTH DRIVER pulse is amplified and used to 
The emitter of transistor QZ 
The four gate t ransis tors  and their associated circuitry are considered 
together. These are:  GATE-ODD, which is transistor Q8; GATE-EVEN, which 
1 9  
Figure 10. Card 2 Assembly 
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i s  t ransis tor  Q9; GATE-VARIABLE, which is transistor Q10; and GATE-LIMIT, 
which is transistor Q11. 
All the gates have the same  type of PNP transistor.  Their  collectors are 
connected at a common point. 
data consisting of a voltage of 0 to 5 volts. Connected to each emit ter  is a diode 
AND circuit ,  which is composed of a number of diodes and a load resistor.  (See 
Figure 7.)  The load res i s tor  is connected to a positive voltage supply, which is 
the amplified GATE flip-flop output. 
is the SAWTOOTH pulse. The GATE-LIMIT circuit  has only the SAWTOOTH 
input. 
operation of these circuits is described under PRINCIPLES OF OPERATION. 
Each base is connected to  a source of simulated 
Connected to one diode input on each gate 
Connected to the other diode inputs are the inhibiting voltages. The 
The base voltage on t ransis tor  Q11, the GATE-LIMIT transis tor ,  is 
adjustable and should be  set at 5.2 volts. It is taken from the junction of poten- 
t iometers R35 and R36, which are connected between +10 volts and ground. 
EVEN-INHIBIT AND ODD-INHIBIT. 
Counter, on Card 1, are buffered through Inverter IC 1, driven to greater levels 
by t ransis tors  Q12 and Q13, and applied to the AND circuits of GATE-ODD, and 
GATE-EVEN. These augmented waveforms are called EVEN-INHIBIT and ODD- 
INHIBIT, respectively. 
The two inputs of the 2O stage of the Channel 
CARD THREE 
Figures 10,  11, 12, and Appendix Figures A-1, A-2, A-3, A-5, and A-6 
should be used €or reference in connection with the description of Card 3. 
c i rcui t ry  contained on this card is as  described below. 
The 
GATE FLIP-FLOP. Integrated Circuit IC 3 is connected as a flip-flop. It is 
set with terminal 7 low, o r  at - 3  volts, by the leading edge of the 3-volt ampli- 
tude inverted SAWTOOTH DRIVER pulse at the time of the beginning of each 
channel, and r e se t  by the Comparator Trigger Circuit whenever a GATE tran- 
s i s tor  begins to conduct. 
GATE PULSE DRIVER. The GATE pulse dr iver ,  consisting of t ransis tors  Q4 
through Q7 contains a NAND gate with transistors Q4 and Q5, which inverts and 
amplifies the GATE pulse. Also, the amplified and inverted SAWTOOTH 
DRIVER pulse on the second input of the NAND gate is used to gate-out the 
leading portion of the GATE pulse. The complementary pair  of t ransis tors ,  Q6 
and Q7, provides the required power gain, s o  that this c i rcui t  is able to  supply 
power to  the GATE transis tors  and their associated AND circuits. 
COMPARATOR TRIGGER. 
GATE transis tors  (Figure A-5) is connected to t ransis tor  Q1 on Card 3, and to 
The common lead from the collectors of all the 
21 
Figure 11.  Card 3 Assembly 
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-3  volts through a 240-kilohm load resistor.  Transis tors  Q1 through Q3 form 
the Comparator Trigger circuit. When one of the GATE transis tors  begins to 
conduct, the circuit generates a pulse which resets the GATE flip-flop, remov- 
ing the power from the GATE transistor emitters.  The trigger circuit is re- 
generative, and power is removed from the GATE transis tors  before sufficient 
base current flows to produce any appreciable effect on the calibration voltage 
sources , which are extremely current- sensitive. 
DATA ONE-SHOT MULTIVIBRATOR. When the GATE g l ip f lop  is reset ,  as a 
GATE transistor begins to conduct, the output voltage on terminal 7 of Integrated 
Circuit, IC 3 undergoes a positive transition. This transition triggers the DATA 
one-shot multivibrator , which produces a 4-microsecond DATA pulse. 
CHANNEL ONE INHIBIT. (Refer to Figure 12. ) CHANNEL 1 INHIBIT circuitry 
consists of Integrated Circuits IC 6 and 7. The two sections of Integrated Circuit 
IC 6 are connected in series. One section is used as an inverter by connecting 
one input to -3 volts. The inverted GATE pulse is connected to one input of the 
second section of Integrated Circuit IC 6. Connected to the other input of this 
section is the CHANNEL 1 INHIBIT output from Integrated Circuit IC 7. Figure 
12 shows how CHANNEL 1 INHIBIT is formed from Z3 and STOP TRIPLE 
PULSE. 
Integrated Circuit IC 6 start out high, o r  at zero  volts. Whichever input changes 
to - 3  volts last is the one that causes the output to go from -3 volts to zero,  and 
initiates the DATA pulse. 
During Channel 1 activity, both of the inputs to the second section of 
FORMAT COMPILER. DATA pulses and TRIPLE PULSES are combined in one 
section of Integrated Circuit IC 5, and reinverted in  the other section to make up 
the FORMAT pulse train. 
VARIABLE CHANNEL-SELECT GATE. The eight outputs of the Channel 
Counter a re  fed to the Variable Channel Select switch. Four of these outputs 
are switched to the Variable Channel Select gate, IC 1. When these outputs are 
all at 0-volt, the gate will give a +3 volt output. This pulse is inverted in 
Integrated Circuit IC 2 then buffered by t ransis tor  QS and becomes the VARIABLE 
CHANNEL ENABLE pulse, which enables the GATE-VARIABLE circuitry,  and 
(when inverted again in the Q9 circuitry) it becomes the VARIABLE CHANNEL 
INHIBIT pulse, which inhibits GATE-ODD and GATE-EVEN circuitry. 
CALIBRATE- VOLTAGE GENERATOR. The CALIBRATE- VO LTAGE generator 
uses  resistor R24 and zener diode D6 to drop the +lO-volt supply voltage to a 
stable 6.2 volts. 
outputs of 1, 2,  3 ,  4, and 5 volts. 
A precision-resistor voltage-divider network is used to provide 
24 
C'AIID FOUR 
Figure 13  and Appendix Figures A-1 through A-3, and A-7 should be used 
The following cir- for  reference in connection with the description of Card 4. 
cuitry is contained on this card. 
CHANNEL TWO GATE. 
the low voltage state during CHANNEL 2 t ime, are connected to  the CHANNEL 
2 gate. 
The outputs of the Channel Counter, which will be in 
The output of the gate is a +3-volt pulse during CHANNEL 2 time. 
DELAYED FRAME PULSE GENERATOR AND DRIVER. The DELAYED FRAME 
pulse generator is Integrated Circuit IC 2 , connected as a one- shot multivibrator. 
When triggered by the leading edge of the CHANNEL 2 pulse, it produces a 4- 
microsecond DELAYED FRAME pulse. The DELAYED FRAME driver ,  con- 
sisting of t ransis tors  Q1 through Q3, and associated circuitry,  inverts and 
amplifies this pulse to  a 10-volt negative pulse referenced t o  zero  volt. 
FRAME PULSE GENERATOR AND DRIVER. The generation of the FRAME 
pulse by  FRAME generator IC 3 ,  and amplification by dr iver  t ransis tors  Q4 
through Q 6 ,  occurs when the output of the zero  side of the Z3 stage of the 
Channel Counter becomes positive at the beginning of CHANNEL 1 time. 
REFERENCE PULSE GENERATOR AND DRIVER. The REFERENCE pulse 
generator is the one-shot multivibrator, IC 4. The REFERENCE pulse dr iver  
consists of t ransis tors  Q4 through Q6, and the circui t ry  associated with them. 
The CLOCK signal (the inverted CLOCK output) initiates the pulses. 
DATA PULSE DRIVER AND FORMAT PULSE TRAIN DRIVER. The DATA 
pulse dr iver  is made up of t ransis tors  Q13 through Q15. 
through Q13 make up the FORMAT PULSE TRAIN driver.  
Integrated Circuit IC 5 invert  the two pulse t ra ins ,  so that the final output will 
have the correct  polarity. 
Trans is tors  QlO 
The two sections of 
ONE HALF OF CHANNEL 16 PULSE GENERATOR. This signal is generated 
by Integrated Circuit IC 6,  and one-half of Integrated Circuit IC 7 operating as a 
NAND gate. 
ments plus the CLOCK output. The second half of Integrated Circuit IC 7 inverts 
the CLOCK output to  form the CLOCK signal t o  the REFERENCE pulse generator. 
CALIBRATIDN AND OPERATION 
The inputs t o  the NAND GATE are the Channel Counter comple- 
The operation of the front-panel controls was explained in the "Physical 
Description" section under the heading "Front Panel Controls and Connector." 
This section explains the selection of the different CLOCK ra tes ,  and specifies 
the calibration required by the Simulator. 
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CALIBRATION AND OPERATION 
CLOCK RATE SELECTION 
To select the desired CLOCK-rate (frequency), apply voltage to  pins of the 
24-pin connector on the Simulator chassis. 
A positive 1 0  volts, applied to Pin 14, enables operation at a 20-kilohertz 
CLOCK-rate. 
A positive 1 0  volts, applied to Pin 13, enables operation at a 10-kilohertz 
C LOCK- rate. 
When voltage is removed from both Pin 13 and from Pin 14, the operation 
procedes at a 5-kilohertz CLOCK-rate. 
CLOCK ADJUSTMENT 
The clock oscillator output is set to  40 kilohertz with the aid of a frequency 
counter. 
adjust capacitor C2. 
Connect the counter to pin 6 of single-shot multivibrator IC 1, and 
DC VOLTAGE CALIBRATION 
CALIBRATE VOLTAGE GENERATOR. The +5 volts on the Calibration voltage 
generator, on Card 3,  is adjusted by means of the 1000 ohm potentiometer R17, 
using Pin 31 as a test point. 
GATE-LIMIT VOLTAGE. The 5.2 volts on the base of the GATE-limit tran- 
s i s tor  Q11, on Card 2 should be set  by adjusting the 15-kilohm potentiometer, 
R35. 
TRIPLE PULSE FREQUENCY 
The potentiometer, R10, on the second one-shot in the TRIPLE PULSE 
generator should be adjusted so that the pulses occur every 7.9 microseconds, 
from one leading edge to the next. 
SAWTOOTH PULSE GENERATOR ADJUSTMENT 
Use a dual-channel oscilloscope fo r  the adjustment of the SAWTOOTH pulse 
generator. 
27 
Connect the external tr igger and one oscilloscope channel to Pin 23 of 
Card 4. 
CLOCK RATE 
(kilohertz) 
5 
1 0  
20 
Connect the other channel to  Pin 28 of Card 4. 
ADJUST TIME (in microseconds) 
(Leading Edge to Leading Edge) 
R22 25.0 
R15 12.5 
R16 6.25 
Set EVEN CHAN, ODD CHAN, and CALIBRATE VOLTAGE controls to 
zero  volts. Set the Telemetry Calibrator for each of the three CLOCK rates, 
in turn, in accordance with the CLOCK RATE SELECTION paragraph. While 
set for  each rate, adjust the appropriate 1000-ohm potentiometer, on the 
SAWTOOTH Pulse Generator on Card 2, so that the DATA pulse will follow 
the preceding REFERENCE pulse by the time shown in Table I. 
CLOCK RATE 
(kilohertz) 
5 
10 
20 
TABLE I .  
ADJUST TIME (in microseconds) 
(Leading Edge to Leading Edge) 
R4 25.0 
R5 12.5 
R6 6.25 
Set EVEN CHAN, ODD CHAN, and CALIBRATE VOLTAGE controls to 5. 
Set the Telemetry Calibrator for each of the three CLOCK rates ,  in turn. Ad- 
just the appropriate 25-kilohm potentiometer so  that the DATA pulse will pre- 
cede the following reference pulse by the t imes shown in Table 11. 
TABLE 11. 
SAWTOOTH PULSE GENERATOR ADJUSTMENT AT 5 VOLTS 
28 
z o  2' 22 2 3  
T T T I -  
CHANNEL 
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1111 3 2 ? $
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I I  
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- 
2 3  0 
DATA DATA PCLSE 
DRIVER 0 L 
t- 
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-@ 
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INHIBIT ONE SHOT 
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- 20 
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23 
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ov 
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Figure A- 1 .  Simulator Block Diagram 
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Figure A- 2 .  Simulator Chasis Wiring Diagram 
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Figure A-  3. Simulator Switches Wiring Diagram 
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Figure A - 4 .  Card 1, Schematic Diagram 
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NOTES - 
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Figure A - 5 .  Card 2, Schematic Diagram 
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Figure A -  6. Card 3, Schematic Diagram 
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Figure A -  7. Card 4, Schematic Diagram 
89L910UT " R & & j q  A -  13 
